

Apr 14 2020

Knowledge Check - VLSI SoC Design

5
Questions

5
Right

0
Wrong

0
Unattended

100%
Accuracy

02:03
Time Taken

5
Marks Scored

View rank list (<https://elearn.maven-silicon.com/report/assessment/148>)


OFFER

Topics	No.of Qns	Right	Wrong	Unattended	Accuracy	Remarks
Design Flow	5	5	0	0	100%	Excellent




Right Answers	5
Wrong Answers	0
Unattended	0

OFFER



Right Answers	0
Wrong Answers	0
Unattended	0



Right Answers	0
Wrong Answers	0
Unattended	0

All questions 

Compare (<https://elearn.maven-silicon.com/report/assessment/148>)

Showing 5 of 5 questions

1 Single choice

The design flow in VLSI Systems is in which order?

1. Architecture Design**2. Specification****3. Verification****4. HDL coding**a) **2 – 1 – 4 – 3**b) **4 – 1 – 3 – 2**c) **3 – 2 – 1 – 4**d) **1 – 2 – 3 – 4**e) **3 – 1 – 2 – 4**

Your answer

a**Right**Time Taken **45s****Marks 1****Answer Explanation**

Based on specification, Architecture has to be designed. After this, HDL coding must be done and it has to be verified.

2 Multiple choice

Placement and Routing process in the design flow can influence _____

a) **Speed of the circuit**b) **Area occupied by the circuit**c) **Power consumption**d) **All of the above**e) **None of the above**

Your answer

d**Right**Time Taken **18s****Marks 1****Answer Explanation**

Depending on the place at which, you are placing different modules on the chip and depending on the way, you are routing the interconnecting wires, the speed of the circuit, power consumption, area of the chip will be varied.

3 Single choice

IC's can operate at _____ and require the _____.

- a) **lowest speed, largest die area**
- b) **highest speed, largest die area**
- c) **highest speed, smallest die area**
- d) **lowest speed, smallest die area**
- e) **None of the above**

Your answer **C** Right Time Taken 16s Marks 1 Answer Explanation

4 Single choice

The clock tree synthesis process is used for _____

- a) **Increasing the clock slew rate**
- b) **Increasing the speed of the circuit**
- c) **Minimizing the clock skew effect**
- d) **All of the above.**
- e) **None of the above.**

Your answer **C** Right Time Taken 24s Marks 1 Answer Explanation

Because the differences in the lengths of clock distribution paths for various flipflops, clock skew will be existing between two flipflops in an IC. In order to minimize the skew, we use clock tree synthesis.

5 Single choice

Which 'law' describes the exponential growth of integrated circuit complexity?

- a) **Nyquist's theorem.**
- b) **Farday's law.**
- c) **Moore's law.**
- d) **Lenz's law.**
- e) **None of the above**

Your answer

C

Right

Time Taken **6s**

Marks 1

Answer Explanation

Gordon Moore has predicted that, the complexity of the chip grows and no. of transistors that can be fabricated on a single chip will be doubled for every 18 to 24 months.

Address

MAVEN SILICON

21/1A, III Floor, Marudhar Avenue,
Gottigere, Uttarahalli Hobli, South Taluk,
Bannerghatta Road, Bangalore - 560076

Quick links

Terms and Conditions (<https://elearn.maven-silicon.com/policies>)

About Us (<https://www.maven-silicon.com/about-us>)

FAQs (<https://elearn.maven-silicon.com/faqs>)

Free VLSI Workshop for Freshers (<https://elearn.maven-silicon.com/free-vlsi-workshop-freshers>)

Privacy Policy (<https://elearn.maven-silicon.com/privacy-policy>)

VLSI Internship (<https://www.maven-silicon.com/vlsi-design-internship>)

Enquiry Form (<https://elearn.maven-silicon.com/enquiry-form>)

Contact Us

Call Us +91 9741519977

Email elearn@maven-silicon.com



(<https://www.facebook.com/Maven-Silicon-326974926639>)



(<https://twitter.com/MavenSilicon>)



(https://www.youtube.com/channel/UCu19H6thv_ad_SI2cG-t-jA)